Abstract-All-solution Boolean satisfiability (SAT) solvers are consider two solutions {a = 1, b = 0, c = 1} and {a = 1, b = 0, c engines employed to find all the possible solutions to a SAT 0} to some problem. If the SAT solver can deduce that signal c is problem. Their applications are found throughout the EDA a don't care, the single solution cube {a= 1, b =0} provides the industry in fields such as formal verification, circuit synthesis exact same information as the two previous solutions. and automatic test pattern generation. Typically, these engines
I. INTRODUCTION
solving frameworks mostly for UMC problems. Both [4] and [8] Due to recent developments, Boolean satisfiability (SAT) solvers develop all-solution SAT frameworks which use post-processing are now employed in many EDA applications such as formal verifi-implication graph analysis or justification procedures to reduce the cation [1], circuit synthesis [2] , and circuit testing [3] . The success size of the cubes. In [11] , a reduction algorithm is developed to of SAT solvers has led to the increased popularity of a subtle determine the "necessary" input assignments by performing a forward derivative, the all-solution SAT solver. Where the SAT solver seeks traversal of the circuit. In [7] , the main contribution is the use of to find a single solution to a SAT problem, the all-solution SAT cofactoring to reduce the solutions cubes for UMC problems. Most solver seeks to find all solutions to a SAT problem. Applications of of the work on all-solution SAT solvers has been concerned with all-solution SAT solvers are found in Unbounded Model Checking reducing the size of the blocking clauses or the solution cubes after (UMC) [4] , Automated Test Pattern Generation (ATPG) [3] , formal they are found. In contrast, our work is concerned with using a SAT design debugging [5] , and circuit optimization [6] , [2] , among others. solver that is explicitly aware of ODCs and makes decisions "on the Typically, all-solution SAT solvers iteratively call a standard SAT fly" to reduce the number of solution cubes. solving procedure to find each solution to a problem. At each iteration, when the standard SAT solver returns a solution, a blocking III. PRELIMINARIES clause [4] is added to the problem to prevent it from discovering In this work, the terms line, signal, and variable are used inthe same solution in future iterations. Additionally, most all-solution terchangeably. A signal with multiple fanouts is called a stem and SAT solvers attempt to "generalize" the solutions by applying post-each fanout is called a branch. We distinguish between a stem and processing logic minimization or reduction techniques [7] , [8] , [4] . In each of its branches by allocating a different SAT variable for each. this manner, they convert sets of single solutions into a solution cube A signal is a neighbor of another signal iff they are fanins of the which "contains" a number of individual solutions. Since the number same gate. A literal refers to a Boolean variable or its complement. of solutions can be exponential to the problem size, "compacting" the Over n variables, a minterm is a conjunction of exactly n literals solutions at each iteration is critical for the efficiency of the solver. corresponding to each variable. A cube is a conjunction of m < n For circuit-based problems, most solution reduction techniques literals [12] . We say that a cube A covers another cube B, if for implicitly make use of the circuit's Observability Don't Care (ODC) every minterm in B the same minterm exists in A [12] . The cube space to reduce the size of each solution. Informally, ODCs are signal size refers to the number of literals it contains. values that do not affect the outcome of the circuit under a set of signal assignments. It has been shown that managing ODC signals A. Observability Don't Cares is an effective way of increasing the efficiency of SAT solvers for
Since there are many variations of ODCs in the literature [12], many circuit-based problems [9] , [10] . In this paper, we argue that [10] , in this section we briefly describe ODCs as explained in [10] . ODCs may also be exploited to return more compact solutions in an Informally, given a combinational circuit where some lines are all-solution SAT solver thus improving its efficiency. For example, assigned Boolean logic values, a signal is an ODC if assigning it a 0 or 1 logic value does not change the value of any primary output.
As an example consider the circuit in Figure 1 (ii) where the In a SAT problem derived from a circuit, we say that a variable is objective is to find all primary input assignments such that the marked lazy iff its corresponding circuit signal is an ODC and is output is 1. An all-solution SAT solver using observability don't unassigned. [10] it was shown that the decision making procedure of DPLLsolutions to a particular problem, we refer to the former as a standard based SAT solvers can safely avoid deciding on ODC variables. SAT solver. Figure 2 presents a typical algorithm for an all-solution For most circuit-based SAT problems, the problem constraints are SAT solver.
constructed in such a way that the value of ODC variables is 1: A=0 irrelevant. It can be proved that for common circuit-based SAT 2: while (1) Figure 2 , the while-loop in lines 3-15 is a standard DPLL-based to generate small solutions cubes, decisions should be made to mark SAT algorithm [13] . Once a satisfying assignment (solution) is found, cones A and B as lazy first since they produce the most number of the get-assignments () and add_blocking_clause () pro-lazy primary inputs.
cedures generate a blocking clause [4] [4] . After each found solution, all-solution SAT solvers typically call a procedure such as reduce-assignments () to generate cubes to Fig. 3 . Partition of circuit in fanout free cones cover the found solutions [7] , [8] , [4] .
In the rest of this paper we consider primary inputs as the variables IV. ODCS AND ALL-SOLUTION SAT of interest, but the procedures can be easily modified for other
In an all-solution SAT solver, the size of each solution cube variables of interest such as state variables or variables corresponding returned by the procedures getaassignments() and re-to cuts in the circuit. We develop a decision making procedure that duce_as signment s() of the algorithm in Figure 2 is critical branches on variables with the highest scores similar to VSIDS [13] .
to the engine's overall efficiency. A solution cube containing fewer The score for each variable is calculated in a quick pre-processing literals covers more solutions and reduces the number of iterations. phase that takes linear time with respect to the problem size. The In this regard, SAT solvers that exploit ODCs can have the inher-novel scoring scheme is based on a heuristic that assesses a variable's ent advantage of finding small solution cubes before applying the ability to mark primary inputs lazy. The objective of each decision reduce_as signment s() procedure [9] , [10] .
is to branch on the variable which has the highest probability of We first demonstrate the benefits of using a SAT solver that lines that get marked lazy when this line takes on a controlling accounts for ODCs within the all-solution framework. Figure 6 plots value. More specifically, each Lipi score corresponds to the sum of the run time of the SAT solver with and without ODCs against each the Pip scores of the neighboring fanins when the particular phase other. Points below the diagonal line signify that our ODC techniques is a controlling value for the gate under consideration. Finally, the result in faster run times. Since the majority of points are below the largest of the Lipi scores for each phase is selected and used in diagonal line, we deduce that the ODC methods developed here are the branching procedure. The algorithm in Figure 4 illustrates how effective for all-solution SAT solvers. (1 & Figure 5 shows the Pip and Lipi values on a sample circuit. For [4] . Here, we propose using the We demonstrated that integrating ODCs in all-solution SAT solvers many lazy primary inputs, but to achieve a balance between solving can inherently lead to a faster engine which returns smaller solutions. each iteration quickly and finding small solution cubes, we employ a Our novel variable scoring scheme is successful at biasing the strategy similar to [10] . In this strategy the variable with the highest decision making procedure in favor of minimal solution cubes. As Lipi score is selected from a set of variables with the highest VSIDS demonstrated through many experiments, our developments result in scores. This decision making approach is found to be well suited for an overall increase in the all-solution SAT solver's efficiency. all-solution SAT problems. In Figure 8 ( Figure 8 Conf, 1999, pp. 3 17-320.
[10]), wescompareour scoring scheme (combined2Lipi3and VSIDS) In Table I 
